# EE 280 <br> Introduction to Digital Logic Design 

## Lecture 17. <br> Multi-output Designs




## Multi-output Designs - Example

Finding common gates



## Multi-output Designs - Example

Finding common gates (again)

$F_{1}=\sum m(0,1,4,5,14,15)=\quad+$
$F_{2}=\sum m(3,7,11,12,13,15)=\quad+$
$F_{3}=\sum m(3,7,12,13,14,15)=$
$+$


## Multi-output Designs

- What we have done is retained some prime implicants, and subdivided other implicants in obtaining common terms.
- Some of the prime implicants essential to our individual functions may not be essential to the multiple-output realization.


## Multi-output Designs

"General" Procedure

1. Map and minimize each function separately. Look for common terms, which may be realized by a common gate.
Note: A term composed of a single variable connects directly to the $\mathbf{O} / \mathbf{P}$ level of the network realization, and generally should not be included in any rearrangement in attempting to simplify the network.
2. Determine the prime implicants essential to single functions and the multiple-output as a whole. Such essential prime implicants should be left intact, even though there may be subsets which would be common to prime implicants in other functions.
These essential prime implicants may be determined by considering only the 1's which do not appear on any other function maps
3. Find all common prime implicants and ensure that common terms are employed as common gates in the network realization.
4. Of the terms remaining, try to use non-prime implicants in order to reduce the overall number of gates and $I / P ' s$; i.e., try to generate common terms EE280 Lecture 17 17-9
