


①

Tues 2<sup>nd</sup> Dec 2014

# UNIVERSAL GATES



## UNIVERSAL GATES

NAND & NOR ARE UNIVERSAL GATES

— you can construct any of the other gates using ONLY NAND GATES OR using ONLY NOR GATES

(INVERTER)

NOT




NAND



<u>NAND</u>		
A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0

A. NOT (INVERTER USING NAND)



(2)

(INVERTER)


NOT



NOR



<u>NOR</u>		
A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0



3

AND

NAND



NAND


NAND INVERTER

FUNCTIONALITY



A	B	Z	INVERT
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1

AND



ACTING AS INVERTER

④



AND  $\rightarrow$  USING NOR

AND



$$A \cdot B \Rightarrow \overline{\overline{A}} \cdot \overline{\overline{B}}$$

$$\Rightarrow \overline{A + B}$$




(5)


OR  
0  
1  
1

OR		Z
A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0

PERFECT INDUCTION


A	B	X	Y	Z
0	0	1	1	0
0	1	1	0	0
1	0	0	1	0
1	1	0	0	1



$A$   
 $B$    $A+B \Rightarrow \overline{\overline{A}} + \overline{\overline{B}}$


$\Rightarrow \overline{\overline{A} \cdot \overline{\overline{B}}}$

NAND



(6)

E OR USING ONLY NAND




A	B	X	Y	Z
0	0	1	1	0
0	1	1	0	1
1	0	0	1	1
1	1	0	0	1

↑  
OR

(7)


OR USING NOR



HINT



NOR






G NAND USING NAND



NAND USING ONLY NOR GATES

HINT: This is NOR representation of AND. (SEEN ON P.4)








(9)

NOR GATE USING ONLY NAND

HINT:


This is <sup>NAND</sup> ~~OR~~ REPRESENTATION OF OR (SEEN ON P.6)




I NOR USING ONLY NAND

(10)


J NOR GATE USING ONLY NOR



K XOR USING ONLY NAND



L XOR USING ONLY NOR



11

EX NOR



EX NOR

A	B	Z
0	0	1
0	1	0
1	0	0
1	1	1

~~EX~~ XOR

A	B	Z
0	0	0
0	1	1
1	0	1
1	1	0




(12)

XOR EXNOR (USING ONLY NAND)

- TAKE XOR (PRODUCED USING NAND GATES)
- ADD AN INVERTER
- JOB DONE

M EXNOR USING ONLY NAND




$$Z = \overline{A \oplus B}$$

EXOR USING ONLY NOR

WE COULD TAKE XOR (PRODUCED USING NOR GATES) <sup>ON P. 10</sup> AND ADD ON AN INVERTER.


BUT, ~~IF~~ ~~IT~~ IT ALREADY HAS AN INVERTER AT THE END, (SO SIMPLY DROP OFF THE INVERTER AT THE END)



(13)

N EXNOR


~~ISDN~~ USING ONLY NOR GATES



APOLLO SCHEMATICS → BUILT USING  
"NOR" GATES

3 INPUT OR:


A	B	C	Z
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



(14)

3 INPUT NOA

A	B	C	Z
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0



FOR APOLLO SCHEMATICS, SEE

<http://klabs.org/history/ech/age-schematics>

ALSO LOOK FOR Apollo-Guidance-Computer-2009.pdf