


①

INTERFACING I/O DEVICES

I/O CONTROLLER

- CONTROL/STATUS REGISTERS
- DATA REGISTERS
- DEVICE ELECTRONICS



CONTROL/STATUS REGISTERS

- CPU TELLS DEVICE WHAT TO DO -
WRITE TO CONTROL REGISTER
- CPU CHECKS WHETHER TASK IS DONE -
READ THE STATUS REGISTER

DATA REGISTERS

- CPU TRANSFERS DATA TO/FROM
DEVICE

DEVICE ELECTRONICS

- PERFORMS ACTUAL OPERATION
PIXELS TO SCREEN,
BITS TO/FROM DISK
CHARACTERS FROM KEYBOARD

(2)


MEMORY MAPPED VS I/O INSTRUCTIONS

I/O INSTRUCTIONS

- DESIGNATE DEDICATED INSTRUCTIONS FOR I/O E.G. IN } INTEL
OUT }

MEMORY MAPPED

- ASSIGN A MEMORY ADDRESS TO EACH DEVICE REGISTER
- USE DATA MOVEMENT INSTRUCTIONS E.G. LD ST
LOAD VALUE STORE VALUE
FOR CONTROL AND DATA TRANSFER
- HARDWARE INTERCEPTS THESE ADDRESSES



③

- POLLING
- INTERRUPTS
- DMA

POLLING

PROCESSOR CONTINUALLY CHECKS THE
DEVICE STATUS REGISTER UNTIL

- NEW DATA ARRIVES OR
- DEVICE IS READY FOR NEXT DATA

POLLING EXAMPLES

- COST OF A POLL IS 400 CLOCK CYCLES.
- CPU IS 500 MHz
- How much of the CPU time, as a PERCENTAGE IS NEEDED TO POLL?

— 1. A mouse that requires 30 polls per second?

CPU: 500 MHz \Rightarrow 500,000,000 (PULSES OF CLOCK) CYCLES/SECOND.

④

Mouse - 30 polls / second

cpu: 500 Mhz = 500,000,000 cycles / second

Poll mouse : 400 clock cycles for 1 poll

30 polls x 400 clocks = 12000 clocks

IN EVERY SECOND IS SPENT BY

THE CPU POLLING THE MOUSE.

$$\frac{12000}{500,000,000} \times \frac{100}{1} = 0.0024\%$$

~~0.24%~~ of time spent polling mouse

3. HARD DISK CALCULATION

A HARD DISK THAT SENDS 16 BYTES AT A TIME AND ACHIEVES 4MB / SECOND.

$$4\text{MB} / 16 \stackrel{\text{(APPROX)}}{=} 4,000,000 / 16 = 250,000$$

250,000 (16 BYTE) PACKETS / SECOND.

This means : 250000 POLLS THAT WILL BE DONE EVERY SECOND.

(5)

$$250,000 \text{ polls} \times 400 \text{ cycles for a poll} \\ = 100,000,000 \text{ cycles}$$

$$\frac{100,000,000}{500,000,000} \times \frac{100}{1} = 20\% \text{ OF TIME SPENT POLLING THE HARD DISK}$$

INTERRUPTS

PROCESSOR IS TOLD BY THE DEVICE WHEN TO LOOK. IT IS INTERRUPTED BY THE DEVICE. LINES I.E.

- DEDICATED WIRES ON THE BUS ARE ASSIGNED FOR INTERRUPTS
- WHEN A DEVICE WANTS TO SEND AN INTERRUPT IT ASSERTS THE CORRESPONDING LINE
- THE PROCESSOR CHECKS FOR INTERRUPTS AFTER EACH INSTRUCTION IS EXECUTED. THIS REQUIRES "ZERO TIME" AS IT IS DONE IN PARALLEL WITH INSTRUCTION EXECUTION.

⑥

IF AN INTERRUPT IS PENDING.

(I.E. A LINE IS ASSERTED) THE PROCESSOR

1. SAVES THE PC AND PERHAPS SOME REGISTERS
2. SWITCHES TO KERNEL MODE (I.E. PRIVILEGED MODE)
3. JUMPS TO A LOCATION IN MEMORY WHICH STORES THE INTERRUPT VECTOR TABLE.

AT THIS POINT THE OS TAKES OVER.